Sciweavers

1563 search results - page 33 / 313
» Flexible instruction processors
Sort
View
ISLPED
1996
ACM
143views Hardware» more  ISLPED 1996»
14 years 2 months ago
Stage-skip pipeline: a low power processor architecture using a decoded instruction buffer
Mitsuru Hiraki, Raminder Singh Bajwa, Hirotsugu Ko...
JSA
2008
63views more  JSA 2008»
13 years 9 months ago
DLL-conscious instruction fetch optimization for SMT processors
Fayez Mohamood, Mrinmoy Ghosh, Hsien-Hsin S. Lee