Sciweavers

1446 search results - page 157 / 290
» Formal analysis of hardware requirements
Sort
View
CODES
2006
IEEE
14 years 4 months ago
Integrated analysis of communicating tasks in MPSoCs
Predicting timing behavior is key to efficient embedded real-time system design and verification. Especially memory accesses and co-processor calls over shared communication net...
Simon Schliecker, Matthias Ivers, Rolf Ernst
DAC
2010
ACM
13 years 10 months ago
Parallel multigrid preconditioning on graphics processing units (GPUs) for robust power grid analysis
Leveraging the power of nowadays graphics processing units for robust power grid simulation remains a challenging task. Existing preconditioned iterative methods that require inco...
Zhuo Feng, Zhiyu Zeng
DATE
2007
IEEE
184views Hardware» more  DATE 2007»
14 years 4 months ago
New safety critical radio altimeter for airbus and related design flow
The latest generation of the ERT560 Digital Radio Altimeter (DRA) developed for the Airbus A380 is the result of Thales’ 40 years experience. Over 40,000 radio-altimeters have b...
D. Hairion, S. Emeriau, E. Combot, Michel Sarlotte
DATE
2003
IEEE
128views Hardware» more  DATE 2003»
14 years 3 months ago
Virtual Compression through Test Vector Stitching for Scan Based Designs
We propose a technique for compressing test vectors. The technique reduces test application time and tester memory requirements by utilizing part of the predecessor response in co...
Wenjing Rao, Alex Orailoglu
SAMOS
2009
Springer
14 years 3 months ago
CABAC Accelerator Architectures for Video Compression in Future Multimedia: A Survey
The demands for high quality, real-time performance and multi-format video support in consumer multimedia products are ever increasing. In particular, the future multimedia systems...
Yahya Jan, Lech Józwiak