9110 search results - page 1690 / 1822 » Formally-Based Design Evaluation |
136
click to vote
ISQED
2007
IEEE
15 years 9 months ago
2007
IEEE
Clock distribution is one of the key limiting factors in any high speed, sub-100nm VLSI design. Unwanted clock skews, caused by variation effects like manufacturing variations, po...
130
click to vote
MICRO
2007
IEEE
15 years 9 months ago
2007
IEEE
Transactional Memory (TM) systems must track the read and write sets—items read and written during a transaction—to detect conflicts among concurrent transactions. Several TM...
107
Voted
NDSS
2007
IEEE
15 years 9 months ago
2007
IEEE
Application-level protocol analyzers are important components in tools such as intrusion detection systems, firewalls, and network monitors. Currently, protocol analyzers are wri...
108
click to vote
ROMAN
2007
IEEE
15 years 9 months ago
2007
IEEE
Abstract - In this paper, we describe BuildBot, a robotic interface developed to assist with the continuous integration process utilized by agile software development teams. BuildB...
140
Voted
VTC
2007
IEEE
15 years 9 months ago
2007
IEEE
—This paper presents a downlink performance analysis of a Layered Random Beamforming (LRB) - MIMO-OFDMA Physical Layer (PHY) as applicable to future generation wireless communica...