Sciweavers

143 search results - page 11 / 29
» Game Engineering for a Multiprocessor Architecture
Sort
View
ICCD
2008
IEEE
159views Hardware» more  ICCD 2008»
14 years 5 months ago
Optimizing data sharing and address translation for the Cell BE Heterogeneous Chip Multiprocessor
— Heterogeneous Chip Multiprocessors (HMPs), such as the Cell Broadband Engine, offer a new design optimization opportunity by allowing designers to provide accelerators for appl...
Michael Gschwind
CODES
2003
IEEE
14 years 2 months ago
A multiobjective optimization model for exploring multiprocessor mappings of process networks
In the Sesame framework, we develop a modeling and simulation environment for the efficient design space exploration of heterogeneous embedded systems. Since Sesame recognizes se...
Cagkan Erbas, Selin C. Erbas, Andy D. Pimentel
FDG
2009
ACM
14 years 3 months ago
A requirements analysis for videogame design support tools
Designing videogames involves weaving together systems of rules, called game mechanics, which support and structure compelling player experiences. Thus a significant portion of ga...
Mark J. Nelson, Michael Mateas
LCTRTS
2010
Springer
14 years 3 months ago
Versatile system-level memory-aware platform description approach for embedded MPSoCs
In this paper, we present a novel system modeling language which targets primarily the development of source-level multiprocessor memory aware optimizations. In contrast to previo...
Robert Pyka, Felipe Klein, Peter Marwedel, Stylian...
ISPASS
2007
IEEE
14 years 3 months ago
Simplifying Active Memory Clusters by Leveraging Directory Protocol Threads
Address re-mapping techniques in so-called active memory systems have been shown to dramatically increase the performance of applications with poor cache and/or communication beha...
Dhiraj D. Kalamkar, Mainak Chaudhuri, Mark Heinric...