Sciweavers

647 search results - page 84 / 130
» Generation of BDDs from hardware algorithm descriptions
Sort
View
ISMAR
2005
IEEE
14 years 1 months ago
Reality Tooning: Fast Non-Photorealism for Augmented Video Streams
Recently, we have proposed a novel approach to generating augmented video streams. The output images are a non-photorealistic reproduction of the augmented environment. Special st...
Jan Fischer, Dirk Bartz, Wolfgang Straßer
EGH
2009
Springer
13 years 5 months ago
A directionally adaptive edge anti-aliasing filter
The latest generation of graphics hardware provides direct access to multisample anti-aliasing (MSAA) rendering data. By taking advantage of these existing pixel subsample values,...
Konstantine Iourcha, Jason C. Yang, Andrew Pomiano...
ICCD
2008
IEEE
124views Hardware» more  ICCD 2008»
14 years 4 months ago
Global bus route optimization with application to microarchitectural design exploration
— Circuit and processor designs will continue to increase in complexity for the foreseeable future. With these increasing sizes comes the use of wide buses to move large amounts ...
Dae Hyun Kim, Sung Kyu Lim
EUROCAST
2005
Springer
133views Hardware» more  EUROCAST 2005»
14 years 1 months ago
An Iterative Method for Mining Frequent Temporal Patterns
The incorporation of temporal semantic into the traditional data mining techniques has caused the creation of a new area called Temporal Data Mining. This incorporation is especial...
Francisco Guil, Antonio B. Bailón, Alfonso ...
34
Voted
ISPD
2010
ACM
249views Hardware» more  ISPD 2010»
14 years 2 months ago
A matching based decomposer for double patterning lithography
Double Patterning Lithography (DPL) is one of the few hopeful candidate solutions for the lithography for CMOS process beyond 45nm. DPL assigns the patterns less than a certain di...
Yue Xu, Chris Chu