86 search results - page 10 / 18 » Hardware Support for Interval Arithmetic |
ASAP
2007
IEEE
13 years 11 months ago
2007
IEEE
In this paper we present a novel adder/subtracter arithmetic unit that combines Binary and Binary Code Decimal (BCD) operations. The proposed unit uses effective addition/subtract...
ASAP
2005
IEEE
13 years 9 months ago
2005
IEEE
Reed-Solomon codes are an important class of error correcting codes used in many applications related to communications and digital storage. The fundamental operations in Reed-Sol...
IPPS
1998
IEEE
13 years 12 months ago
1998
IEEE
This paper? provides a description of our Network Time Interface M-Module NTI supporting high-accuracy external clock synchronization by hardware. The NTI is built around our custo...
ICCD
2002
IEEE
14 years 4 months ago
2002
IEEE
The Imagine Stream Processor is a single-chip programmable media processor with 48 parallel ALUs. At 400 MHz, this translates to a peak arithmetic rate of 16 GFLOPS on single-prec...
FCCM
1999
IEEE
13 years 12 months ago
1999
IEEE
This paper presents a method, called multiple constant multiplier trees MCMTs, for producing optimized recon gurable hardware implementations of vector products. An algorithm for ...