3902 search results - page 178 / 781 » Hardware Synthesis from C C Models |
135
click to vote
DATE
2005
IEEE
15 years 5 months ago
2005
IEEE
Transaction Level Modeling (TLM) approach is used to meet the simulation speed as well as cycle accuracy for large scale SoC performance analysis. We implemented a transaction-lev...
183
click to vote
VALUETOOLS
2006
ACM
15 years 10 months ago
2006
ACM
In this paper we describe the design, implementation, and analytical background of the DISCO Network Calculator. The DISCO Network Calculator is an open-source toolbox written in ...
113
click to vote
DATE
2003
IEEE
15 years 9 months ago
2003
IEEE
This paper describes a design methodology for the estimation of bus performance of a tuplespace for factory automation. The need of a tuplespace is motivated by the characteristic...
127
click to vote
ISCAS
1999
IEEE
15 years 8 months ago
1999
IEEE
Efficient transmission of delay-stringent video over the Internet is examined in this work. In our design, an end user adjusts the network load depending on the perceived network ...
139
click to vote
DELTA
2004
IEEE
15 years 7 months ago
2004
IEEE
Systems-on-Chip (SoCs) are heterogeneous by nature as they may integrate digital, analog, RF hardware as well as software components or non electrical parts such as sensors or act...