Sciweavers

974 search results - page 176 / 195
» Hardware Synthesis from Term Rewriting Systems
Sort
View
ISLPED
2007
ACM
109views Hardware» more  ISLPED 2007»
13 years 11 months ago
A multi-model power estimation engine for accuracy optimization
RTL power macromodeling is a mature research topic with a variety of equation and table-based approaches. Despite its maturity, macromodeling is not yet widely accepted as an indu...
Felipe Klein, Guido Araujo, Rodolfo Azevedo, Rober...
SIGMETRICS
2008
ACM
175views Hardware» more  SIGMETRICS 2008»
13 years 9 months ago
DARC: dynamic analysis of root causes of latency distributions
OSprof is a versatile, portable, and efficient profiling methodology based on the analysis of latency distributions. Although OSprof has offers several unique benefits and has bee...
Avishay Traeger, Ivan Deras, Erez Zadok
ISQED
2010
IEEE
176views Hardware» more  ISQED 2010»
13 years 8 months ago
A 2-port 6T SRAM bitcell design with multi-port capabilities at reduced area overhead
Low power, minimum transistor count and fast access static random access memory (SRAM) is essential for embedded multimedia and communication applications realized using system on...
Jawar Singh, Dilip S. Aswar, Saraju P. Mohanty, Dh...
EUROSYS
2010
ACM
14 years 3 months ago
Defeating return-oriented rootkits with "Return-Less" kernels
Targeting the operating system (OS) kernels, kernel rootkits pose a formidable threat to computer systems and their users. Recent efforts have made significant progress in blocki...
Jinku Li, Zhi Wang, Xuxian Jiang, Michael C. Grace...
DAC
2002
ACM
14 years 11 months ago
Component-based design approach for multicore SoCs
This paper presents a high-level component-based methodology and design environment for application-specific multicore SoC architectures. Component-based design provides primitive...
Ahmed Amine Jerraya, Amer Baghdadi, Damien Lyonnar...