Sciweavers

951 search results - page 60 / 191
» Hardware design experiences in ZebraNet
Sort
View
DATE
2006
IEEE
352views Hardware» more  DATE 2006»
14 years 1 months ago
Fast-prototyping using the BTnode platform
The BTnode platform is a versatile and flexible platform for functional prototyping of ad hoc and sensor networks. Based on an Atmel microcontroller, a Bluetooth radio and a low-...
Jan Beutel
DATE
2010
IEEE
161views Hardware» more  DATE 2010»
14 years 24 days ago
BISD: Scan-based Built-In self-diagnosis
Abstract—Built-In Self-Test (BIST) is less often applied to random logic than to embedded memories due to the following reasons: Firstly, for a satisfiable fault coverage it may...
Melanie Elm, Hans-Joachim Wunderlich
DAC
2008
ACM
14 years 8 months ago
An 8x8 run-time reconfigurable FPGA embedded in a SoC
This paper presents a RTR FPGA embedded in a System on Chip fabricated in 130nm CMOS process. Various aspects of the design flow, from automation to floor-planning are discussed. ...
Sumanta Chaudhuri, Sylvain Guilley, Florent Flamen...
ISQED
2007
IEEE
114views Hardware» more  ISQED 2007»
14 years 2 months ago
Intelligent Random Vector Generator Based on Probability Analysis of Circuit Structure
Design verification has become a bottleneck of modern designs. Recently, simulation-based random verification has attracted a lot of interests due to its effectiveness in uncoveri...
Yu-Min Kuo, Cheng-Hung Lin, Chun-Yao Wang, Shih-Ch...
DATE
2010
IEEE
171views Hardware» more  DATE 2010»
14 years 24 days ago
Automated bottleneck-driven design-space exploration of media processing systems
Abstract—Media processing systems often have limited resources and strict performance requirements. An implementation must meet those design constraints while minimizing resource...
Yang Yang, Marc Geilen, Twan Basten, Sander Stuijk...