Sciweavers

733 search results - page 132 / 147
» High performance in tree-based parallel architectures
Sort
View
CLUSTER
2008
IEEE
13 years 10 months ago
Efficient one-copy MPI shared memory communication in Virtual Machines
Efficient intra-node shared memory communication is important for High Performance Computing (HPC), especially with the emergence of multi-core architectures. As clusters continue ...
Wei Huang, Matthew J. Koop, Dhabaleswar K. Panda
DATE
2010
IEEE
113views Hardware» more  DATE 2010»
14 years 1 months ago
PM-COSYN: PE and memory co-synthesis for MPSoCs
—Multi-Processor System-on-Chips (MPSoCs) exploit task-level parallelism to achieve high computation throughput, but concurrent memory accesses from multiple PEs may cause memory...
Yi-Jung Chen, Chia-Lin Yang, Po-Han Wang
DAC
2005
ACM
14 years 9 months ago
Low power network processor design using clock gating
Abstract-- Network processors (NPs) have emerged as successful platforms to providing both high performance and flexibility in building powerful routers. Typical NPs incorporate mu...
Jia Yu, Jun Yang 0002, Laxmi N. Bhuyan, Yan Luo
ISBI
2008
IEEE
14 years 9 months ago
Pathological image segmentation for neuroblastoma using the GPU
We present a novel use of GPUs (Graphics Processing Units) for the analysis of histopathologicalimages of neuroblastoma, a childhood cancer. Thanks to the advent of modern microsc...
Antonio Ruiz, Jun Kong, Manuel Ujaldon, Kim L. Boy...
HPCA
2005
IEEE
14 years 9 months ago
Effective Instruction Prefetching in Chip Multiprocessors for Modern Commercial Applications
In this paper, we study the instruction cache miss behavior of four modern commercial applications (a database workload, TPC-W, SPECjAppServer2002 and SPECweb99). These applicatio...
Lawrence Spracklen, Yuan Chou, Santosh G. Abraham