Sciweavers

83 search results - page 5 / 17
» High-Bandwidth Address Generation Unit
Sort
View
ICCD
2001
IEEE
140views Hardware» more  ICCD 2001»
14 years 4 months ago
Cost-effective Hardware Acceleration of Multimedia Applications
General-purpose microprocessors augmented with SIMD execution units enhance multimedia applications by exploiting data level parallelism. However, supporting/overhead related inst...
Deependra Talla, Lizy Kurian John
DATE
2004
IEEE
158views Hardware» more  DATE 2004»
13 years 11 months ago
Bandwidth-Constrained Mapping of Cores onto NoC Architectures
We address the design of complex monolithic systems, where processing cores generate and consume a varying and large amount of data, thus bringing the communication links to the e...
Srinivasan Murali, Giovanni De Micheli
WSC
2000
13 years 8 months ago
Circumstance descriptors: a method for generating plan modifications and fragmentary orders
Circumstance Descriptors are offered as a way to organize spatial and other military knowledge that may be difficult to formulate, particularly the kinds of details that are most ...
John B. Gilmer Jr.
DATE
2000
IEEE
130views Hardware» more  DATE 2000»
13 years 12 months ago
Optimal Hardware Pattern Generation for Functional BIST
∗∗ Functional BIST is a promising solution for self-testing complex digital systems at reduced costs in terms of area and performance degradation. The present paper addresses t...
Silvia Cataldo, Silvia Chiusano, Paolo Prinetto, H...
SIGMOD
2008
ACM
150views Database» more  SIGMOD 2008»
14 years 7 months ago
Query biased snippet generation in XML search
Snippets are used by almost every text search engine to complement ranking scheme in order to effectively handle user searches, which are inherently ambiguous and whose relevance ...
Yu Huang, Ziyang Liu, Yi Chen