Sciweavers

1933 search results - page 263 / 387
» High-performance computing using accelerators
Sort
View
IPPS
2006
IEEE
14 years 3 months ago
Parallel ICA methods for EEG neuroimaging
HiPerSAT, a C++ library and tools, processes EEG data sets with ICA (Independent Component Analysis) methods. HiPerSAT uses BLAS, LAPACK, MPI and OpenMP to achieve a high performa...
D. B. Keith, C. C. Hoge, Robert M. Frank, Allen D....
ISCAS
1995
IEEE
91views Hardware» more  ISCAS 1995»
14 years 20 days ago
An FPGA Based Reconfigurable Coprocessor Board Utilizing a Mathematics of Arrays
Abstract -- Work in progress at the University of Missouri-Rolla on hardware assists for high performance computing is presented. This research consists of a novel field programmab...
W. Eatherton, J. Kelly, T. Schiefelbein, H. Pottin...
CLUSTER
2007
IEEE
14 years 3 months ago
Effects of packet pacing for MPI programs in a Grid environment
— Improving the performance of TCP communication is the key to the successful deployment of MPI programs in a Grid environment in which multiple clusters are connected through hi...
Ryousei Takano, Motohiko Matsuda, Tomohiro Kudoh, ...
EUROPAR
2005
Springer
14 years 2 months ago
A Paradigm for Parallel Matrix Algorithms:
A style for programming problems from matrix algebra is developed with a familiar example and new tools, yielding high performance with a couple of surprising exceptions. The under...
David S. Wise, Craig Citro, Joshua Hursey, Fang Li...
FPL
2003
Springer
100views Hardware» more  FPL 2003»
14 years 2 months ago
Two Approaches for a Single-Chip FPGA Implementation of an Encryptor/Decryptor AES Core
In this paper we present a single-chip FPGA full encryptor/decryptor core design of the AES algorithm. Our design performs all of them, encryption, decryption and key scheduling pr...
Nazar A. Saqib, Francisco Rodríguez-Henr&ia...