Sciweavers

5562 search results - page 1077 / 1113
» Implementing Parallel Cell-DEVS
Sort
View
IROS
2006
IEEE
135views Robotics» more  IROS 2006»
14 years 2 months ago
Real-time 3D SLAM for Humanoid Robot considering Pattern Generator Information
Abstract— Humanoid robotics and SLAM (Simultaneous Localisation and Mapping) are certainly two of the most significant themes of the current worldwide robotics research effort, ...
Olivier Stasse, Andrew J. Davison, Ramzi Sellaouti...
ISCA
2006
IEEE
137views Hardware» more  ISCA 2006»
14 years 2 months ago
Multiple Instruction Stream Processor
Microprocessor design is undergoing a major paradigm shift towards multi-core designs, in anticipation that future performance gains will come from exploiting threadlevel parallel...
Richard A. Hankins, Gautham N. Chinya, Jamison D. ...
RTSS
2006
IEEE
14 years 2 months ago
Run-Time Services for Hybrid CPU/FPGA Systems on Chip
Modern FPGA devices, which include (multiple) processor core(s) as diffused IP on the silicon die, provide an excellent platform for developing custom multiprocessor systems-on-pr...
Jason Agron, Wesley Peck, Erik Anderson, David L. ...
SIPS
2006
IEEE
14 years 2 months ago
Molecular quantum-dot cellular automata
: Molecular electronics is commonly conceived as reproducing diode or transistor action at the molecular level. The quantum-dot cellular automata (QCA) approach offers an attractiv...
Craig S. Lent
ASPLOS
2006
ACM
14 years 2 months ago
Supporting nested transactional memory in logTM
Nested transactional memory (TM) facilitates software composition by letting one module invoke another without either knowing whether the other uses transactions. Closed nested tr...
Michelle J. Moravan, Jayaram Bobba, Kevin E. Moore...
« Prev « First page 1077 / 1113 Last » Next »