Sciweavers

857 search results - page 22 / 172
» Implementing a STARI chip
Sort
View
ACSD
2006
IEEE
102views Hardware» more  ACSD 2006»
13 years 10 months ago
Models of Computation for Networks on Chip
Networks on chip platforms offer the opportunity to introduce a new abstraction level that defines a set of platform services with performance and power characteristics. By making...
Axel Jantsch
VLSID
2004
IEEE
119views VLSI» more  VLSID 2004»
14 years 8 months ago
Rapid Prototyping for Configurable System-on-a-Chip Platforms: A Simulation Based Approach
The design of any application on a configurable System-on-a-Chip (SoC) like Atmel's FPSLIC is subject to a lot of constraints stemming from requirements of the application an...
Jens Bieger, Sorin A. Huss, Michael Jung, Stephan ...
ISVLSI
2002
IEEE
155views VLSI» more  ISVLSI 2002»
14 years 1 months ago
A High Speed Shift-Invariant Wavelet Transform Chip for Video Compression
Wavelet-based video compression can provide improved codec and bit rates. The shift-variance problem of the discrete wavelet transform on image sequences, however, may cause large...
Henry Y. H. Chuang, David P. Birch, Li-Chang Liu, ...
ASYNC
2005
IEEE
142views Hardware» more  ASYNC 2005»
14 years 2 months ago
An Asynchronous Router for Multiple Service Levels Networks on Chip
Networks on Chip that can guarantee Quality of Service (QNoC) are based on special routers that can support multiple service levels. GALS SoCs call for asynchronous NoC implementa...
Rostislav (Reuven) Dobkin, Victoria Vishnyakov, Ey...
VTS
2005
IEEE
101views Hardware» more  VTS 2005»
14 years 2 months ago
On-Chip Spectrum Analyzer for Analog Built-In Self Test
This paper presents the design of an on-chip spectrum analyzer. A novel architecture is used to mitigate the problems encountered in trying to implement architectures employed in ...
Anup P. Jose, Keith A. Jenkins, Scott K. Reynolds