Sciweavers

3645 search results - page 662 / 729
» Implementing mapping composition
Sort
View
DAC
2005
ACM
14 years 11 months ago
Power emulation: a new paradigm for power estimation
In this work, we propose a new paradigm called power emulation, which exploits hardware acceleration to drastically speedup power estimation. Power emulation is based on the obser...
Joel Coburn, Srivaths Ravi, Anand Raghunathan
HPCA
2007
IEEE
14 years 10 months ago
MemTracker: Efficient and Programmable Support for Memory Access Monitoring and Debugging
Memory bugs are a broad class of bugs that is becoming increasingly common with increasing software complexity, and many of these bugs are also security vulnerabilities. Unfortuna...
Guru Venkataramani, Brandyn Roemer, Yan Solihin, M...
SIGMOD
2001
ACM
95views Database» more  SIGMOD 2001»
14 years 10 months ago
Updating XML
As XML has developed over the past few years, its role has expanded beyond its original domain as a semantics-preserving markup language for online documents, and it is now also t...
Igor Tatarinov, Zachary G. Ives, Alon Y. Halevy, D...
ICCAD
2004
IEEE
155views Hardware» more  ICCAD 2004»
14 years 7 months ago
A flexibility aware budgeting for hierarchical flow timing closure
—In this paper, we present a new block budgeting algorithm which speeds up timing closure in timing driven hierarchical flows. After a brief description of the addressed flow, ...
Olivier Omedes, Michel Robert, Mohammed Ramdani
VEE
2010
ACM
327views Virtualization» more  VEE 2010»
14 years 5 months ago
AASH: an asymmetry-aware scheduler for hypervisors
Asymmetric multicore processors (AMP) consist of cores exposing the same instruction-set architecture (ISA) but varying in size, frequency, power consumption and performance. AMPs...
Vahid Kazempour, Ali Kamali, Alexandra Fedorova