2032 search results - page 347 / 407 » Improving Java performance using hardware translation |
121
Voted
USENIX
2003
15 years 4 months ago
2003
Cryptographic transformations are a fundamental building block in many security applications and protocols. To improve performance, several vendors market hardware accelerator car...
112
Voted
MICRO
2009
IEEE
15 years 9 months ago
2009
IEEE
Network-on-Chips (NoCs) are likely to become a critical shared resource in future many-core processors. The challenge is to develop policies and mechanisms that enable multiple ap...
116
Voted
DSD
2007
IEEE
15 years 9 months ago
2007
IEEE
Programmable routing and logic in field-programmable gate arrays are implemented using nMOS pass transistors. Since the threshold voltage drop across an nMOS device degrades the ...
133
Voted
CF
2007
ACM
15 years 6 months ago
2007
ACM
This paper presents a novel architectural technique to hide fetch latency overhead of hardware encrypted and authenticated memory. A number of recent secure processor designs have...
109
click to vote
SIGMETRICS
2008
ACM
15 years 2 months ago
2008
ACM
Two schemes proposed to cope with unrecoverable or latent media errors and enhance the reliability of RAID systems are examined. The first scheme is the established, widely used d...