Sciweavers

1045 search results - page 112 / 209
» Improving SHA-2 Hardware Implementations
Sort
View
ICCD
2002
IEEE
132views Hardware» more  ICCD 2002»
14 years 7 months ago
Applying Decay Strategies to Branch Predictors for Leakage Energy Savings
With technology advancing toward deep submicron, leakage energy is of increasing concern, especially for large onchip array structures such as caches and branch predictors. Recent...
Zhigang Hu, Philo Juang, Kevin Skadron, Douglas W....
ICCAD
2007
IEEE
164views Hardware» more  ICCAD 2007»
14 years 7 months ago
Design, synthesis and evaluation of heterogeneous FPGA with mixed LUTs and macro-gates
— Small gates, such as AND2, XOR2 and MUX2, have been mixed with lookup tables (LUTs) inside the programmable logic block (PLB) to reduce area and power and increase performance ...
Yu Hu, Satyaki Das, Steven Trimberger, Lei He
SASP
2009
IEEE
222views Hardware» more  SASP 2009»
14 years 4 months ago
A memory optimization technique for software-managed scratchpad memory in GPUs
—With the appearance of massively parallel and inexpensive platforms such as the G80 generation of NVIDIA GPUs, more real-life applications will be designed or ported to these pl...
Maryam Moazeni, Alex A. T. Bui, Majid Sarrafzadeh
IEEEIAS
2009
IEEE
14 years 4 months ago
Fuzzy Intrusion Detection System via Data Mining Technique with Sequences of System Calls
: There are two main approaches for implementing IDS; Host based and Network based. While the former is implemented in form of software deployed on a host, the latter, usually is b...
Mohammad Akbarpour Sekeh, Mohd. Aizani Bin Maarof
LCN
2008
IEEE
14 years 4 months ago
DiCAP: Distributed Packet Capturing architecture for high-speed network links
— IP traffic measurements form the basis of several network management tasks, such as accounting, planning, intrusion detection, and charging. High-speed network links challenge ...
Cristian Morariu, Burkhard Stiller