Sciweavers

1045 search results - page 125 / 209
» Improving SHA-2 Hardware Implementations
Sort
View
ISLPED
2007
ACM
57views Hardware» more  ISLPED 2007»
13 years 9 months ago
Resource area dilation to reduce power density in throughput servers
Throughput servers using simultaneous multithreaded (SMT) processors are becoming an important paradigm with products such as Sun's Niagara and IBM Power5. Unfortunately, thr...
Michael D. Powell, T. N. Vijaykumar
ISCA
1996
IEEE
130views Hardware» more  ISCA 1996»
13 years 12 months ago
Informing Memory Operations: Providing Memory Performance Feedback in Modern Processors
Memory latency is an important bottleneck in system performance that cannot be adequately solved by hardware alone. Several promising software techniques have been shown to addres...
Mark Horowitz, Margaret Martonosi, Todd C. Mowry, ...
FPGA
2010
ACM
227views FPGA» more  FPGA 2010»
14 years 4 months ago
On-line sensing for healthier FPGA systems
Electronic systems increasingly suffer from component variation, thermal hotspots, uneven wearout, and other subtle physical phenomena. Systems based on FPGAs have unique opportun...
Kenneth M. Zick, John P. Hayes
ISMVL
2009
IEEE
94views Hardware» more  ISMVL 2009»
14 years 2 months ago
Floating-Point Numerical Function Generators Using EVMDDs for Monotone Elementary Functions
This paper proposes a design method for floating-point numerical function generators (NFGs) using multi-valued decision diagrams (MDDs). Our method applies to monotone elementary...
Shinobu Nagayama, Tsutomu Sasao, Jon T. Butler
FCCM
2008
IEEE
153views VLSI» more  FCCM 2008»
14 years 2 months ago
A SRAM-based Architecture for Trie-based IP Lookup Using FPGA
Internet Protocol (IP) lookup in routers can be implemented by some form of tree traversal. Pipelining can dramatically improve the search throughput. However, it results in unbal...
Hoang Le, Weirong Jiang, Viktor K. Prasanna