Sciweavers

1045 search results - page 166 / 209
» Improving SHA-2 Hardware Implementations
Sort
View
DATE
2006
IEEE
152views Hardware» more  DATE 2006»
14 years 1 months ago
Adaptive chip-package thermal analysis for synthesis and design
Ever-increasing integrated circuit (IC) power densities and peak temperatures threaten reliability, performance, and economical cooling. To address these challenges, thermal analy...
Yonghong Yang, Zhenyu (Peter) Gu, Changyun Zhu, Li...
ISPD
2006
ACM
175views Hardware» more  ISPD 2006»
14 years 1 months ago
mPL6: enhanced multilevel mixed-size placement
The multilevel placement package mPL6 combines improved implementations of the global placer mPL5 (ISPD05) and the XDP legalizer and detailed placer (ASPDAC06). It consistently pr...
Tony F. Chan, Jason Cong, Joseph R. Shinnerl, Kent...
ISCA
2005
IEEE
117views Hardware» more  ISCA 2005»
14 years 1 months ago
Store Vulnerability Window (SVW): Re-Execution Filtering for Enhanced Load Optimization
The load-store unit is a performance critical component of a dynamically-scheduled processor. It is also a complex and non-scalable component. Several recently proposed techniques...
Amir Roth
ROBOCUP
1999
Springer
129views Robotics» more  ROBOCUP 1999»
13 years 12 months ago
The Ulm Sparrows 99
In RoboCup-98, sparrows team worked hard just to get both a simulation and a middle size robot team to work and to successfully participate in a major tournament. For this year, we...
Stefan Sablatnög, Stefan Enderle, Mark Dettin...
SIGMETRICS
1997
ACM
111views Hardware» more  SIGMETRICS 1997»
13 years 11 months ago
Cache Behavior of Network Protocols
In this paper we present a performance study of memory reference behavior in network protocol processing, using an Internet-based protocol stack implemented in the x-kernel runnin...
Erich M. Nahum, David J. Yates, James F. Kurose, D...