Sciweavers

1045 search results - page 16 / 209
» Improving SHA-2 Hardware Implementations
Sort
View
FPL
2006
Springer
156views Hardware» more  FPL 2006»
14 years 8 days ago
Improving Usability of FPGA-Based Reconfigurable Computers Through Operating System Support
Advances in FPGA-based reconfigurable computers have made them a viable computing platform for a vast variety of computation demanding areas such as bioinformatics, speech recogni...
Hayden Kwok-Hay So, Robert W. Brodersen
PREMI
2005
Springer
14 years 2 months ago
Artificial Neural Network Engine: Parallel and Parameterized Architecture Implemented in FPGA
In this paper we present and analyze an artificial neural network hardware engine, its architecture and implementation. The engine was designed to solve performance problems of the...
Milene Barbosa Carvalho, Alexandre Marques Amaral,...
DATE
2004
IEEE
125views Hardware» more  DATE 2004»
14 years 11 days ago
Fast Comparisons of Circuit Implementations
Abstract-- Digital designs can be mapped to different implementations using diverse approaches, with varying cost criteria. Post-processing transforms, such as transistor sizing ca...
Shrirang K. Karandikar, Sachin S. Sapatnekar
ASYNC
2004
IEEE
133views Hardware» more  ASYNC 2004»
14 years 11 days ago
An Asynchronous, Iterative Implementation of the Original Booth Multiplication Algorithm
One of the main reasons for using asynchronous design is that it offers the opportunity to exploit the datadependent latency of many operations in order to achieve low-power, high...
Aristides Efthymiou, W. Suntiamorntut, Jim D. Gars...
DSD
2008
IEEE
91views Hardware» more  DSD 2008»
13 years 10 months ago
A New Rounding Algorithm for Variable Latency Division and Square Root Implementations
The aim of this work is to present a method for rounding quadratically converging algorithms that improves their performance. This method is able to reduce significantly the numbe...
D. Piso, Javier D. Bruguera