Sciweavers

1045 search results - page 29 / 209
» Improving SHA-2 Hardware Implementations
Sort
View
FPL
2006
Springer
219views Hardware» more  FPL 2006»
14 years 9 days ago
FPGA Implementations of the DES and Triple-DES Masked Against Power Analysis Attacks
This paper presents FPGA implementations of the DES and Triple-DES with improved security against power analysis attacks. The proposed designs use Boolean masking, a previously in...
François-Xavier Standaert, Gaël Rouvro...
DATE
2010
IEEE
151views Hardware» more  DATE 2010»
14 years 1 months ago
A GPU based implementation of Center-Surround Distribution Distance for feature extraction and matching
The release of general purpose GPU programming environments has garnered universal access to computing performance that was once only available to super-computers. The availability...
Aditi Rathi, Michael DeBole, Weina Ge, Robert T. C...
FPL
2004
Springer
128views Hardware» more  FPL 2004»
14 years 2 months ago
Design and Implementation of a CFAR Processor for Target Detection
Real-time performance of adaptive digital signal processing algorithms is required in many applications but it often means a high computational load for many conventional processor...
Cesar Torres-Huitzil, René Cumplido-Parra, ...
DATE
2007
IEEE
134views Hardware» more  DATE 2007»
14 years 3 months ago
Non-fractional parallelism in LDPC decoder implementations
Because of its excellent bit-error-rate performance, the Low-Density Parity-Check (LDPC) decoding algorithm is gaining increased attention in communication standards and literatur...
John Dielissen, Andries Hekstra
CARDIS
2010
Springer
162views Hardware» more  CARDIS 2010»
13 years 12 months ago
On the Design and Implementation of an Efficient DAA Scheme
Abstract. Direct Anonymous Attestation (DAA) is an anonymous digital signature scheme that aims to provide both signer authentication and privacy. One of the properties that makes ...
Liqun Chen, Dan Page, Nigel P. Smart