1001 search results - page 43 / 201 » Improving memory hierarchy performance for irregular applica... |
216
click to vote
PPOPP
2009
ACM
16 years 6 months ago
2009
ACM
GPGPUs have recently emerged as powerful vehicles for generalpurpose high-performance computing. Although a new Compute Unified Device Architecture (CUDA) programming model from N...
169
click to vote
PPOPP
2010
ACM
16 years 3 months ago
2010
ACM
Many large-scale parallel programs follow a bulk synchronous parallel (BSP) structure with distinct computation and communication phases. Although the communication phase in such ...
154
click to vote
ICS
1998
Tsinghua U.
15 years 10 months ago
1998
Tsinghua U.
In this paper we propose and evaluate the Adaptive++ technique, a novel runtime-only data prefetching strategy for software-based distributed shared-memory systems (software DSMs)...
142
click to vote
MICRO
2006
IEEE
16 years 3 days ago
2006
IEEE
We propose and evaluate a multi-thread memory scheduler that targets high performance CMPs. The proposed memory scheduler is based on concepts originally developed for network fai...
159
click to vote
DAC
2001
ACM
16 years 7 months ago
2001
ACM
In this paper, we study the problem of performance-driven multi-level circuit clustering with application to hierarchical FPGA designs. We first show that the performance-driven m...