Sciweavers

196 search results - page 29 / 40
» Incorporating graceful degradation into embedded system desi...
Sort
View
DATE
2009
IEEE
149views Hardware» more  DATE 2009»
14 years 2 months ago
An ILP formulation for task mapping and scheduling on multi-core architectures
Multi-core architectures are increasingly being adopted in the design of emerging complex embedded systems. Key issues of designing such systems are on-chip interconnects, memory a...
Ying Yi, Wei Han, Xin Zhao, Ahmet T. Erdogan, Tugh...
ISCA
2008
IEEE
112views Hardware» more  ISCA 2008»
14 years 1 months ago
Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems
In a chip-multiprocessor (CMP) system, the DRAM system is shared among cores. In a shared DRAM system, requests from a thread can not only delay requests from other threads by cau...
Onur Mutlu, Thomas Moscibroda
CODES
2007
IEEE
14 years 1 months ago
Improved response time analysis of tasks scheduled under preemptive Round-Robin
Round-Robin scheduling is the most popular time triggered scheduling policy, and has been widely used in communication networks for the last decades. It is an efficient schedulin...
Razvan Racu, Li Li, Rafik Henia, Arne Hamann, Rolf...
HOST
2008
IEEE
14 years 1 months ago
Detecting Malicious Inclusions in Secure Hardware: Challenges and Solutions
This paper addresses a new threat to the security of integrated circuits (ICs) used in safety critical, security and military systems. The migration of IC fabrication to low-cost ...
Xiaoxiao Wang, Mohammad Tehranipoor, Jim Plusquell...
CONSTRAINTS
2002
143views more  CONSTRAINTS 2002»
13 years 7 months ago
A Constraint-Based Robotic Soccer Team
It is a challenging task for a team of multiple fast-moving robots to cooperate with each other and to compete with another team in a dynamic, real-time environment. For a robot te...
Yu Zhang, Alan K. Mackworth