Sciweavers

84 search results - page 6 / 17
» Input Space Adaptive Embedded Software Synthesis
Sort
View
IOLTS
2003
IEEE
126views Hardware» more  IOLTS 2003»
14 years 1 months ago
Synthesis of Low-Cost Parity-Based Partially Self-Checking Circuits
A methodology for the synthesis of partially selfchecking multilevel logic circuits with low-cost paritybased concurrent error detection (CED) is described. A subset of the inputs...
Kartik Mohanram, Egor S. Sogomonyan, Michael G&oum...
VLSID
2003
IEEE
253views VLSI» more  VLSID 2003»
14 years 9 months ago
High Level Synthesis from Sim-nML Processor Models
The design of modern complex embedded systems require a high level of abstraction of the design. The SimnML[1] is a specification language to model processors for such designs. Se...
Souvik Basu, Rajat Moona
ICCAD
1996
IEEE
119views Hardware» more  ICCAD 1996»
14 years 23 days ago
An algorithm for synthesis of system-level interface circuits
We describe an algorithm for the synthesis and optimization of interface circuits for embedded system components such as microprocessors, memory ASIC, and network subsystems with ...
Ki-Seok Chung, Rajesh K. Gupta, C. L. Liu
ICCD
1999
IEEE
130views Hardware» more  ICCD 1999»
14 years 27 days ago
Preference-Driven Hierarchical Hardware/Software Partitioning
In this paper, we present a hierarchical evolutionary approach to hardware/software partitioning for real-time embedded systems. In contrast to most of previous approaches, we app...
Gang Quan, Xiaobo Hu, Garrison W. Greenwood
CODES
2008
IEEE
14 years 3 months ago
Online adaptive utilization control for real-time embedded multiprocessor systems
To provide Quality of Service (QoS) guarantees in open and unpredictable environments, the utilization control problem is defined to keep the processor utilization at the schedula...
Jianguo Yao, Xue Liu, Mingxuan Yuan, Zonghua Gu