Sciweavers

1192 search results - page 33 / 239
» Instruction Level Distributed Processing
Sort
View
ADBIS
2008
Springer
90views Database» more  ADBIS 2008»
13 years 10 months ago
An Advanced Transaction Model for Recovery Processing of Integration Processes
Integration processes are increasingly used in order to integrate distributed and heterogeneous systems. Although transactional behavior of workflows has been discussed extensively...
Matthias Böhm, Dirk Habich, Wolfgang Lehner, ...
ICASSP
2010
IEEE
13 years 8 months ago
An adaptive level of detail approach to nonlinear estimation
In this work, we present a general method for approximating nonlinear transformations of Gaussian mixture random variables. It is based on transforming the individual Gaussians wi...
Friedrich Faubel, Dietrich Klakow
SIGUCCS
2003
ACM
14 years 1 months ago
Computing labs and technology classroom (CLTC) initiative: a model for distributed support
DePauw University is a small, liberal arts institution with 2200 undergraduate residential students and 222 faculty members, located in Greencastle, Indiana. The challenges of sup...
Lynda S. LaRoche, Julianne M. Miranda, Angela P. S...
DATE
2009
IEEE
138views Hardware» more  DATE 2009»
14 years 3 months ago
Hardware/software co-design architecture for thermal management of chip multiprocessors
—The sustained push for performance, transistor count, and instruction level parallelism has reached a point where chip level power density issues are at the forefront of design ...
Omer Khan, Sandip Kundu
DATE
2006
IEEE
127views Hardware» more  DATE 2006»
14 years 2 months ago
ASIP architecture for multi-standard wireless terminals
This paper presents the Block Processing Engine (BPE), an Application Specific Instruction-Set Processor (ASIP) explicitly designed for the implementation of multistandard wireles...
Daniele Lo Iacono, J. Zory, Ettore Messina, N. Pia...