Sciweavers

2784 search results - page 547 / 557
» Instruction Level Parallelism
Sort
View
IFIP
1994
Springer
14 years 1 months ago
Exploring user interfaces to improve learning outcomes
The concept of information landscapes has been a constant theme in the development of interactive multimedia packages. For the interface and access to this information to be effec...
John G. Hedberg, Barry Harper, Christine Brown, Ro...
SC
1992
ACM
14 years 1 months ago
Willow: A Scalable Shared Memory Multiprocessor
We are currently developing Willow, a shared-memory multiprocessor whose design provides system capacity and performance capable of supporting over a thousand commercial microproc...
John K. Bennett, Sandhya Dwarkadas, Jay A. Greenwo...
PLISP
1989
14 years 1 months ago
Speculative Computation in Multilisp
Speculative computing is a technique to improve the execution time of certain applications by starting some computations before it is known that the computations are required. A s...
Randy B. Osborne
DAC
2010
ACM
14 years 1 months ago
Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms
We present a methodology for off-chip memory bandwidth minimization through application-driven L2 cache partitioning in multicore systems. A major challenge with multi-core system...
Chenjie Yu, Peter Petrov
ICCD
2007
IEEE
195views Hardware» more  ICCD 2007»
14 years 1 months ago
LEMap: Controlling leakage in large chip-multiprocessor caches via profile-guided virtual address translation
The emerging trend of larger number of cores or processors on a single chip in the server, desktop, and mobile notebook platforms necessarily demands larger amount of on-chip last...
Jugash Chandarlapati, Mainak Chaudhuri