Sciweavers

91 search results - page 12 / 19
» Instruction Selection for Compilers that Target Architecture...
Sort
View
TIC
2000
Springer
137views System Software» more  TIC 2000»
13 years 11 months ago
Scalable Certification for Typed Assembly Language
Abstract. A type-based certifying compiler maps source code to machine code and target-level type annotations. The target-level annotations make it possible to prove easily that th...
Dan Grossman, J. Gregory Morrisett
CASES
2007
ACM
13 years 11 months ago
A simplified java bytecode compilation system for resource-constrained embedded processors
Embedded platforms are resource-constrained systems in which performance and memory requirements of executed code are of critical importance. However, standard techniques such as ...
Carmen Badea, Alexandru Nicolau, Alexander V. Veid...
APCSAC
2005
IEEE
14 years 1 months ago
An Integrated Partitioning and Scheduling Based Branch Decoupling
Conditional branch induced control hazards cause significant performance loss in modern out-of-order superscalar processors. Dynamic branch prediction techniques help alleviate th...
Pramod Ramarao, Akhilesh Tyagi
ICCD
2002
IEEE
106views Hardware» more  ICCD 2002»
14 years 4 months ago
A Low Energy Set-Associative I-Cache with Extended BTB
This paper proposes a low-energy instruction-cache architecture, called history-based tag-comparison (HBTC) cache. The HBTC cache attempts to re-use tag-comparison results for avo...
Koji Inoue, Vasily G. Moshnyaga, Kazuaki Murakami
DAC
2010
ACM
13 years 11 months ago
Processor virtualization and split compilation for heterogeneous multicore embedded systems
Complex embedded systems have always been heterogeneous multicore systems. Because of the tight constraints on power, performance and cost, this situation is not likely to change a...
Albert Cohen, Erven Rohou