Sciweavers

816 search results - page 98 / 164
» Interconnect design methods for memory design
Sort
View
CCGRID
2001
IEEE
13 years 11 months ago
Software Environments For Cluster-Based Display Systems
An inexpensive way to construct a scalable display wall system is to use a cluster of PCs with commodity graphics accelerators to drive an array of projectors. A challenge is to b...
Han Chen, Douglas W. Clark, Zhiyan Liu, Grant Wall...
DAC
1995
ACM
13 years 11 months ago
Hierarchical Optimization of Asynchronous Circuits
Abstract— Many asynchronous designs are naturally specified and implemented hierarchically as an interconnection of separate asynchronous modules that operate concurrently and c...
Bill Lin, Gjalt G. de Jong, Tilman Kolks
JUCS
2008
118views more  JUCS 2008»
13 years 7 months ago
Model-Based and Prototyping-Driven User Interface Specification to Support Collaboration and Creativity
: When the user interface is specified, a picture is worth a thousand words, and the worst thing one can do is write a natural-language specification for it. Because this practice ...
Thomas Memmel, Harald Reiterer
DAC
2008
ACM
14 years 8 months ago
Driver waveform computation for timing analysis with multiple voltage threshold driver models
This paper introduces an accurate and efficient electrical analysis of logic gates modeled as Multiple Voltage Threshold Models (MVTM) loaded by the associated interconnect. MVTMs...
Peter Feldmann, Soroush Abbaspour, Debjit Sinha, G...
ISCAS
2007
IEEE
104views Hardware» more  ISCAS 2007»
14 years 2 months ago
Evaluation of Algorithms for Low Energy Mapping onto NoCs
—Systems on Chip (SoCs) congregate multiple modules and advanced interconnection schemes, such as networks on chip (NoCs). One relevant problem in SoC design is module mapping on...
César A. M. Marcon, Edson I. Moreno, Ney La...