Sciweavers

644 search results - page 10 / 129
» Interface design approach for system on chip based on config...
Sort
View
ETS
2007
IEEE
109views Hardware» more  ETS 2007»
14 years 1 months ago
Test Configurations for Diagnosing Faulty Links in NoC Switches
The paper proposes a new concept of diagnosing faulty links in Network-on-a-Chip (NoC) designs. The method is based on functional fault models and it implements packet address dri...
Jaan Raik, Raimund Ubar, Vineeth Govind
ICCD
2006
IEEE
94views Hardware» more  ICCD 2006»
14 years 4 months ago
Reliability Support for On-Chip Memories Using Networks-on-Chip
— As the geometries of the transistors reach the physical limits of operation, one of the main design challenges of Systems-on-Chips (SoCs) will be to provide dynamic (run-time) ...
Federico Angiolini, David Atienza, Srinivasan Mura...
ISSS
2002
IEEE
125views Hardware» more  ISSS 2002»
14 years 15 days ago
Design Experience of a Chip Multiprocessor Merlot and Expectation to Functional Verification
We have fabricated a Chip Multiprocessor prototype code-named Merlot to proof our novel speculative multithreading architecture. On Merlot, multiple threads provide wider issue wi...
Satoshi Matsushita
IUI
1999
ACM
13 years 12 months ago
Towards a General Computational Framework for Model-Based Interface Development Systems
Model-based interface development systems have not been able to progress beyond producing narrowly focused interface designs of restricted applicability. We identify a -abstractio...
Angel R. Puerta, Jacob Eisenstein
DAC
2002
ACM
14 years 8 months ago
The next chip challenge: effective methods for viable mixed technology SoCs
The next generation of computer chips will continue the trend for more complexity than their predecessors. Many of them will contain different chip technologies and are termed SoC...
H. Bernhard Pogge