Sciweavers

149 search results - page 27 / 30
» Iterated Register Coalescing
Sort
View
DAC
2003
ACM
14 years 22 days ago
Advanced techniques for RTL debugging
Conventional register transfer level (RTL) debugging is based on overlaying simulation results on structural connectivity information of the Hardware Description Language (HDL) so...
Yu-Chin Hsu, Bassam Tabbara, Yirng-An Chen, Fur-Sh...
CRYPTO
2001
Springer
147views Cryptology» more  CRYPTO 2001»
13 years 12 months ago
Correlation Analysis of the Shrinking Generator
Abstract. The shrinking generator is a well-known keystream generator composed of two linear feedback shift registers, LFSR1 and LFSR2, where LFSR1 is clock-controlled according to...
Jovan Dj. Golic
ICCAD
1996
IEEE
140views Hardware» more  ICCAD 1996»
13 years 11 months ago
Register-transfer level estimation techniques for switching activity and power consumption
We present techniques for estimating switching activity and power consumption in register-transfer level (RTL) circuits. Previous work on this topic has ignored the presence of gl...
Anand Raghunathan, Sujit Dey, Niraj K. Jha
21
Voted
ERLANG
2007
ACM
13 years 11 months ago
Extended process registry for Erlang
The built-in process registry has proven to be an extremely useful feature of the Erlang language. It makes it easy to provide named services, which can be reached without knowing...
Ulf Wiger
3DPVT
2004
IEEE
188views Visualization» more  3DPVT 2004»
13 years 11 months ago
3D Shape Registration using Regularized Medial Scaffolds
This paper proposes a novel method for global registration based on matching 3D medial structures of unorganized point clouds or triangulated meshes. Most practical known methods ...
Ming-Ching Chang, Frederic F. Leymarie, Benjamin B...