Sciweavers

1295 search results - page 35 / 259
» Layered manufacturing technologies
Sort
View
DAC
2010
ACM
14 years 1 months ago
LUT-based FPGA technology mapping for reliability
As device size shrinks to the nanometer range, FPGAs are increasingly prone to manufacturing defects. We anticipate that the ability to tolerate multiple defects will be very impo...
Jason Cong, Kirill Minkovich
COMPUTER
2007
117views more  COMPUTER 2007»
13 years 9 months ago
Digital Technology and the Skills Shortage
ract in that they deal with sequences of sound or movement. Two social or personality skills can also be defined: Intrapersonal skill helps people perceive and control their own th...
W. Neville Holmes
DATE
2003
IEEE
84views Hardware» more  DATE 2003»
14 years 2 months ago
Micro-Network for SoC: Implementation of a 32-Port SPIN network
We present a physical imrplementation of a 32-ports SPIN micro-network. For a 0.13 micron CMOS process, the total area is 4.6 ¢£¢¥¤ , for a cumulated bandwidth of about 100 G...
Adrijean Andriahantenaina, Alain Greiner
CORR
2008
Springer
86views Education» more  CORR 2008»
13 years 9 months ago
Megasonic Enhanced Electrodeposition
A novel way of filling high aspect ratio vertical interconnection (microvias) is presented. High frequency acoustic streaming at megasonic frequencies enables the decrease of the N...
Jens Georg Kaufmann, Marc P. Y. Desmulliez, D. Pri...
BMCBI
2008
156views more  BMCBI 2008»
13 years 9 months ago
ArrayWiki: an enabling technology for sharing public microarray data repositories and meta-analyses
Background: A survey of microarray databases reveals that most of the repository contents and data models are heterogeneous (i.e., data obtained from different chip manufacturers)...
Todd H. Stokes, J. T. Torrance, Henry Li, May D. W...