Sciweavers

980 search results - page 13 / 196
» Logical Testing
Sort
View
ICCD
2004
IEEE
132views Hardware» more  ICCD 2004»
14 years 4 months ago
Compressed Embedded Diagnosis of Logic Cores
This paper introduces a new method for deterministic diagnosis of logic cores. The proposed method is based on onchip decompression and comparison of incompletely specified test ...
Scott Ollivierre, Adam B. Kinsman, Nicola Nicolici
DATE
2005
IEEE
224views Hardware» more  DATE 2005»
14 years 1 months ago
Low-Cost Multi-Gigahertz Test Systems Using CMOS FPGAs and PECL
This paper describes two research projects that develop new low-cost techniques for testing devices with multiple high-speed (2 to 5 Gbps) signals. Each project uses commercially ...
David C. Keezer, C. Gray, A. M. Majid, N. Taher
DATE
2007
IEEE
106views Hardware» more  DATE 2007»
14 years 1 months ago
Optimized integration of test compression and sharing for SOC testing
1 The increasing test data volume needed to test core-based System-on-Chip contributes to long test application times (TAT) and huge automatic test equipment (ATE) memory requireme...
Anders Larsson, Erik Larsson, Petru Eles, Zebo Pen...
ENTCS
2010
104views more  ENTCS 2010»
13 years 7 months ago
Tableau Tool for Testing Satisfiability in LTL: Implementation and Experimental Analysis
We report on the implementation and experimental analysis of an incremental multi-pass tableau-based procedure `a la Wolper for testing satisfiability in the linear time temporal ...
Valentin Goranko, Angelo Kyrilov, Dmitry Shkatov
FLOPS
2008
Springer
13 years 9 months ago
EasyCheck - Test Data for Free
Abstract. We present a lightweight, automated tool for specificationbased testing of declarative programs written in the functional logic programming language Curry and emphasize t...
Jan Christiansen, Sebastian Fischer