Sciweavers

155 search results - page 5 / 31
» Low Power Techniques for Digital GaAs VLSI
Sort
View
VLSID
2007
IEEE
120views VLSI» more  VLSID 2007»
14 years 7 months ago
Interframe Bus Encoding Technique for Low Power Video Compression
This paper proposes a data encoder to reduce switched capacitance on system bus. Our method focuses on transferring raw video data (pixels) between off-chip memory and on-chip mem...
Asral Bahari, Tughrul Arslan, Ahmet T. Erdogan
ICCAD
1994
IEEE
115views Hardware» more  ICCAD 1994»
13 years 11 months ago
Fast transient power and noise estimation for VLSI circuits
Abstract - Today's digital design systems are running out of steam, when it comes to meeting the challenges presented by simultaneous switching, power consumption and reliabil...
Wolfgang T. Eisenmann, Helmut E. Graeb
ISLPED
2003
ACM
149views Hardware» more  ISLPED 2003»
14 years 22 days ago
Elements of low power design for integrated systems
The increasing prominence of portable systems and the need to limit power consumption and hence, heat dissipation in very high density VLSI chips have led to rapid and innovative ...
Sung-Mo Kang
VLSID
2006
IEEE
85views VLSI» more  VLSID 2006»
14 years 7 months ago
A Novel Architecture Using the Decorrelating Transform for Low Power Adaptive Filters
This paper presents a novel architecture using the decorrelating (DECOR) transformation technique when applied to an LMS adaptive filter. The DECOR transform has been evaluated pr...
Mark P. Tennant, Ahmet T. Erdogan, Tughrul Arslan,...
ISVLSI
2006
IEEE
114views VLSI» more  ISVLSI 2006»
14 years 1 months ago
A Low Power Lookup Technique for Multi-Hashing Network Applications
Many network security applications require large virus signature sets to be maintained, retrieved, and compared against the network streams. Software applications frequently fail ...
Ilhan Kaya, Taskin Koçak