Sciweavers

240 search results - page 25 / 48
» Low energy asynchronous architectures
Sort
View
DATE
1998
IEEE
153views Hardware» more  DATE 1998»
14 years 18 hour ago
An Energy-Conscious Exploration Methodology for Reconfigurable DSPs
As the "system-on-a-chip" concept is rapidly becoming a reality, time-to-market and product complexity push the reuse of complex macromodules. Circuits combining a varie...
Jan M. Rabaey, Marlene Wan
AHS
2006
IEEE
167views Hardware» more  AHS 2006»
14 years 1 months ago
A Novel Self-Organizing Hybrid Network Protocol for Wireless Sensor Networks
Recent development of Wireless Sensor Networks (WSN) has led to the appearance of many application specific communication protocols which must be energy-efficient. Among those pro...
Jichuan Zhao, Ahmet T. Erdogan
RSP
2003
IEEE
147views Control Systems» more  RSP 2003»
14 years 1 months ago
Cache Configuration Exploration on Prototyping Platforms
We describe cache architecture, intended for prototype-oriented IC platforms, that automatically finds the best cache configuration for a particular application. The cache itself ...
Chuanjun Zhang, Frank Vahid
ISLPED
2010
ACM
351views Hardware» more  ISLPED 2010»
13 years 8 months ago
Hybrid electrical energy storage systems
Electrical energy is a high quality form of energy that can be easily converted to other forms of energy with high efficiency and, even more importantly, it can be used to control...
Massoud Pedram, Naehyuck Chang, Younghyun Kim, Yan...
ISLPED
2010
ACM
128views Hardware» more  ISLPED 2010»
13 years 5 months ago
Rank-aware cache replacement and write buffering to improve DRAM energy efficiency
DRAM power and energy efficiency considerations are becoming increasingly important for low-power and mobile systems. Using lower power modes provided by commodity DRAM chips redu...
Ahmed M. Amin, Zeshan Chishti