10805 search results - page 1978 / 2161 » Mapping Computation with No Memory |
170
click to vote
ICPP
2006
IEEE
15 years 10 months ago
2006
IEEE
— This paper focuses on the transfer of large data in SMP systems. Achieving good performance for intranode communication is critical for developing an efficient communication s...
138
Voted
IPPS
2006
IEEE
15 years 10 months ago
2006
IEEE
The designs of high-performance processor architectures are moving toward the integration of a large number of multiple processing cores on a single chip. The IBM Cyclops-64 (C64)...
143
click to vote
IPPS
2006
IEEE
15 years 10 months ago
2006
IEEE
In this paper, we present a novel approach for parallel sorting on stream processing architectures. It is based on adaptive bitonic sorting. For sorting n values utilizing p strea...
138
click to vote
ISCA
2006
IEEE
15 years 10 months ago
2006
IEEE
The physical layer of most wireless protocols is traditionally implemented in custom hardware to satisfy the heavy computational requirements while keeping power consumption to a ...
130
Voted
ISCAS
2006
IEEE
15 years 10 months ago
2006
IEEE
Abstract—We present a silicon neuron that uses shunting inhibition (conductance-based) with a synaptic rise-time to achieve synchrony. Synaptic rise-time promotes synchrony by de...