Sciweavers

236 search results - page 39 / 48
» Memory Bank Predictors
Sort
View
HPDC
2002
IEEE
14 years 22 days ago
Using Kernel Couplings to Predict Parallel Application Performance
Performance models provide significant insight into the performance relationships between an application and the system used for execution. The major obstacle to developing perfor...
Valerie E. Taylor, Xingfu Wu, Jonathan Geisler, Ri...
ISCA
2000
IEEE
111views Hardware» more  ISCA 2000»
14 years 5 days ago
Understanding the backward slices of performance degrading instructions
For many applications, branch mispredictions and cache misses limit a processor’s performance to a level well below its peak instruction throughput. A small fraction of static i...
Craig B. Zilles, Gurindar S. Sohi
ASPDAC
2004
ACM
158views Hardware» more  ASPDAC 2004»
13 years 11 months ago
Decode filter cache for energy efficient instruction cache hierarchy in super scalar architectures
Abstract-- The power consumption of microprocessors has been increasing in step with the complexity of each progressive generation. In general purpose processors, this is primarily...
Kugan Vivekanandarajah, Thambipillai Srikanthan, S...
IPAS
2007
13 years 10 months ago
Prediction of signs of DCT coefficients in block-based lossy image compression
A practical impossibility of prediction of signs of DCT coefficients is generally accepted. Therefore each coded sign of DCT coefficients occupies usually 1 bit of memory in compr...
Nikolay N. Ponomarenko, Andriy V. Bazhyna, Karen O...
IADIS
2004
13 years 9 months ago
Modelling Inductive Reasoning Ability for Adaptive Virtual Learning Environment
Inductive reasoning is one of the important characteristics of human intelligence. Researchers have regarded inductive reasoning as one of the seven primary mental abilities that ...
Taiyu Lin, Kinshuk, Paul McNab