276 search results - page 40 / 56 » Memory Organization for Improved Data Cache Performance in E... |
IEEEPACT
2006
IEEE
14 years 2 months ago
2006
IEEE
On machines with high-performance processors, the memory system continues to be a performance bottleneck. Compilers insert prefetch operations and reorder data accesses to improve...
DATE
2006
IEEE
14 years 4 days ago
2006
IEEE
In current multi-media systems major parts of the functionality consist of software tasks executed on a set of concurrently operating processors. Those tasks interfere with each o...
TVCG
2010
13 years 3 months ago
2010
Abstract--One important bottleneck when visualizing large data sets is the data transfer between processor and memory. Cacheaware (CA) and cache-oblivious (CO) algorithms take into...
ICS
1999
Tsinghua U.
14 years 22 days ago
1999
Tsinghua U.
—This paper explores the use of compiler optimizations which optimize the layout of instructions in memory. The target is to enable the code to make better use of the underlying ...
FPGA
2005
ACM
14 years 2 months ago
2005
ACM
Configurable processors are becoming increasingly popular for modern embedded systems (especially for the field-programmable system-on-a-chip). While steady progress has been made...