Sciweavers

501 search results - page 28 / 101
» Methods for true power minimization
Sort
View
DAC
2008
ACM
14 years 8 months ago
Scan chain clustering for test power reduction
An effective technique to save power during scan based test is to switch off unused scan chains. The results obtained with this method strongly depend on the mapping of scan flip-...
Christian G. Zoellin, Hans-Joachim Wunderlich, Jen...
GLOBECOM
2008
IEEE
14 years 2 months ago
Global Optimal Routing, Scheduling and Power Control for Multi-Hop Wireless Networks with Interference
—We consider the problem of joint routing, scheduling and power control in multi-hop wireless networks. We use a linear relation between link capacity and signal to interference ...
Javad Kazemitabar, Vahid Tabatabaee, Hamid Jafarkh...
ICCAD
2000
IEEE
138views Hardware» more  ICCAD 2000»
14 years 2 days ago
Fast Analysis and Optimization of Power/Ground Networks
This paper presents an efficient method for optimizing power/ground (P/G) networks by widening wires and adding decoupling capacitors (decaps). It proposes a structured skeleton t...
Haihua Su, Kaushik Gala, Sachin S. Sapatnekar
ICCAD
2005
IEEE
94views Hardware» more  ICCAD 2005»
14 years 4 months ago
Post-placement voltage island generation under performance requirement
High power consumption not only leads to short battery life for handheld devices, but also causes on-chip thermal and reliability problems in general. As power consumption is prop...
Huaizhi Wu, I-Min Liu, Martin D. F. Wong, Yusu Wan...
DATE
2008
IEEE
86views Hardware» more  DATE 2008»
14 years 2 months ago
Test Scheduling for Wafer-Level Test-During-Burn-In of Core-Based SoCs
Abstract—Wafer-level test during burn-in (WLTBI) has recently emerged as a promising technique to reduce test and burn-in costs in semiconductor manufacturing. However, the testi...
Sudarshan Bahukudumbi, Krishnendu Chakrabarty, Ric...