222 search results - page 44 / 45 » Modeling transactional memory workload performance |
175
click to vote
ICS
2005
Tsinghua U.
16 years 5 days ago
2005
Tsinghua U.
The combination of increasing component power consumption, a desire for denser systems, and the required performance growth in the face of technology-scaling issues are posing eno...
208
Voted
MICRO
2008
IEEE
16 years 1 months ago
2008
IEEE
Significant improvement to visual quality for real-time 3D graphics requires modeling of complex illumination effects like soft-shadows, reflections, and diffuse lighting intera...
156
click to vote
MICRO
2006
IEEE
16 years 20 days ago
2006
IEEE
To protect processor logic from soft errors, multicore redundant architectures execute two copies of a program on separate cores of a chip multiprocessor (CMP). Maintaining identi...
176
click to vote
HPCA
2008
IEEE
16 years 7 months ago
2008
IEEE
Estimating the maximum power and thermal characteristics of a processor is essential for designing its power delivery system, packaging, cooling, and power/thermal management sche...
187
Voted
ASPLOS
2006
ACM
16 years 19 days ago
2006
ACM
Concurrency bugs are among the most difficult to test and diagnose of all software bugs. The multicore technology trend worsens this problem. Most previous concurrency bug detect...