Sciweavers

38 search results - page 8 / 8
» Modeling wire delay, area, power, and performance in a simul...
Sort
View
MICRO
2008
IEEE
208views Hardware» more  MICRO 2008»
14 years 4 months ago
Microarchitecture soft error vulnerability characterization and mitigation under 3D integration technology
— As semiconductor processing techniques continue to scale down, transient faults, also known as soft errors, are increasingly becoming a reliability threat to high-performance m...
Wangyuan Zhang, Tao Li
EENERGY
2010
14 years 2 months ago
Towards energy-aware scheduling in data centers using machine learning
As energy-related costs have become a major economical factor for IT infrastructures and data-centers, companies and the research community are being challenged to find better an...
Josep Lluis Berral, Iñigo Goiri, Ramon Nou,...
ICCAD
1997
IEEE
137views Hardware» more  ICCAD 1997»
14 years 1 months ago
Optimization techniques for high-performance digital circuits
The relentless push for high performance in custom digital circuits has led to renewed emphasis on circuit optimization or tuning. The parameters of the optimization are typically...
Chandramouli Visweswariah