Sciweavers

4636 search results - page 48 / 928
» Modelling and Validation with VipTool
Sort
View
DATE
2005
IEEE
115views Hardware» more  DATE 2005»
14 years 1 months ago
Functional Coverage Driven Test Generation for Validation of Pipelined Processors
Functional verification of microprocessors is one of the most complex and expensive tasks in the current system-on-chip design process. A significant bottleneck in the validatio...
Prabhat Mishra, Nikil D. Dutt
QSIC
2003
IEEE
14 years 28 days ago
Validating Use-Cases with the AsmL Test Tool
The Abstract State Machine Language supports use-case oriented modeling in a faithful way. In this paper we discuss how the AsmL test tool, a new component of the AsmL tool environ...
Michael Barnett, Wolfgang Grieskamp, Wolfram Schul...
WSC
2007
13 years 10 months ago
Validating a network simulation testbed for army UAVs
Auburn University, through the Army’s Aviation and Missile Research, Development and Engineering Center (AMRDEC) has been supporting the Unmanned Systems Initiative (USI) progra...
Stephen Hamilton, Colonel Timothy Schmoyer, J. A. ...
WSC
2008
13 years 10 months ago
MMOHILS: A simpler approach to valid agents in human simulation studies
A novel technique for accurately and inexpensively simulating large numbers of people is introduced: Massively Multiplayer Online Human In the Loop Simulation (MMOHILS). This tech...
Seth N. Hetu, Gary Tan
CODES
2004
IEEE
13 years 11 months ago
System-on-chip validation using UML and CWL
In this paper, a novel method for high-level specification and validation of SoC designs using UML is proposed. UML is introduced as a formal model of specification for SoC design...
Qiang Zhu, Ryosuke Oishi, Takashi Hasegawa, Tsuneo...