Sciweavers

575 search results - page 56 / 115
» Multi-Valued Logic Synthesis
Sort
View
ICCAD
1999
IEEE
84views Hardware» more  ICCAD 1999»
14 years 2 months ago
Synthesis of asynchronous control circuits with automatically generated relative timing assumptions
This paper describes a method of synthesis of asynchronous circuits with relative timing. Asynchronous communication between gates and modules typically utilizes handshakes to ens...
Jordi Cortadella, Michael Kishinevsky, Steven M. B...
DAC
1996
ACM
14 years 2 months ago
A Register File and Scheduling Model for Application Specific Processor Synthesis
In this paper, we outline general design steps of our synthesis tool to realize application specific co-processors such that for a given scientific application having intensive ite...
Ehat Ercanli, Christos A. Papachristou
ICCAD
1994
IEEE
127views Hardware» more  ICCAD 1994»
14 years 2 months ago
Synthesis of concurrent system interface modules with automatic protocol conversion generation
-- We describe a new high-level compiler called Integral fordesigning system interface modules. The inputis a high-levelconcurrent algorithmic specification that can model complex ...
Bill Lin, Steven Vercauteren
AINA
2007
IEEE
14 years 2 months ago
Specification Synthesis for Monitoring and Analysis of MANET Protocols
This paper introduces an approach to automatic synthesis of the specification models of routing protocol behavior from the observed flow of the network traffic. In particular, our...
Natalia Stakhanova, Samik Basu, Wensheng Zhang, Xi...
ASYNC
2001
IEEE
164views Hardware» more  ASYNC 2001»
14 years 1 months ago
Synthesis and Implementation of a Signal-Type Asynchronous Data Communication Mechanism
This paper describes the synthesis and hardware implementation of a signal-type asynchronous data communication mechanism (ACM). Such an ACM can be used in systems where a data-dr...
Alexandre Yakovlev, Fei Xia, Delong Shang