Sciweavers

230 search results - page 20 / 46
» Network Topologies and Consumption Externalities
Sort
View
IESS
2007
Springer
165views Hardware» more  IESS 2007»
14 years 1 months ago
Data Reuse Driven Memory and Network-On-Chip Co-Synthesis
NoCs present a possible communication infrastructure solution to deal with increased design complexity and shrinking time-to-market. The communication infrastructure is a signific...
Ilya Issenin, Nikil Dutt

Publication
402views
15 years 5 months ago
Geometric Broadcast Protocol for Heterogeneous Wireless Networks
We present Geometric Broadcast for Heterogeneous Sensor Networks (GBS), a novel broad- casting protocol for heterogeneous wireless sensor and actor networks. While broadcasting is ...
V. Paruchuri, A. Durresi, Raj Jain
IJCNN
2008
IEEE
14 years 1 months ago
Wafer-scale integration of analog neural networks
Abstract— This paper introduces a novel design of an artificial neural network tailored for wafer-scale integration. The presented VLSI implementation includes continuous-time a...
Johannes Schemmel, Johannes Fieres, Karlheinz Meie...
INFOCOM
2005
IEEE
14 years 1 months ago
An analytic framework for modeling peer to peer networks
Abstract—This paper presents an analytic framework to evaluate the performance of peer to peer (P2P) networks. Using the time to download or replicate an arbitrary file as the m...
Krishna K. Ramachandran, Biplab Sikdar
ICCD
2007
IEEE
105views Hardware» more  ICCD 2007»
13 years 11 months ago
Power-aware mapping for reconfigurable NoC architectures
A core mapping method for reconfigurable network-on-chip (NoC) architectures is presented in this paper. In most of the existing methods, mapping is carried out based on the traff...
Mehdi Modarressi, Hamid Sarbazi-Azad