Sciweavers

208 search results - page 8 / 42
» New Directions in Debugging Hardware Designs
Sort
View
ICCD
2002
IEEE
113views Hardware» more  ICCD 2002»
14 years 4 months ago
System-Architectures for Sensor Networks Issues, Alternatives, and Directions
Our goal is to identify the key architectural and design issues related to Sensor Networks (SNs), evaluate the proposed solutions, and to outline the most challenging research dir...
Jessica Feng, Farinaz Koushanfar, Miodrag Potkonja...
DATE
2007
IEEE
102views Hardware» more  DATE 2007»
14 years 1 months ago
Efficient testbench code synthesis for a hardware emulator system
: - The rising complexity of modern embedded systems is causing a significant increase in the verification effort required by hardware designers and software developers, leading to...
Ioannis Mavroidis, Ioannis Papaefstathiou
ISCAS
1994
IEEE
119views Hardware» more  ISCAS 1994»
13 years 11 months ago
Fast Design Algorithms for FIR Notch Filters
Based on symmetry of the maximally flat frequency response of a FIR notch filter the new design procedure is developed. The closed form solution provides direct computation of the...
Miroslav Vlcek, Ladislav Jires
DAC
2003
ACM
14 years 8 months ago
Coverage directed test generation for functional verification using bayesian networks
Functional verification is widely acknowledged as the bottleneck in the hardware design cycle. This paper addresses one of the main challenges of simulation based verification (or...
Shai Fine, Avi Ziv
ASPDAC
2005
ACM
107views Hardware» more  ASPDAC 2005»
13 years 9 months ago
Substrate resistance extraction with direct boundary element method
- It is important to model the substrate coupling for mixed-signal circuit designs today. This paper presents the direct boundary element method (BEM) for substrate resistance calc...
Xiren Wang, Wenjian Yu, Zeyi Wang