Sciweavers

19 search results - page 4 / 4
» New static compaction techniques of test sequences for seque...
Sort
View
125
Voted
DAC
1995
ACM
15 years 7 months ago
Power Estimation in Sequential Circuits
Abstract A new method for power estimation in sequential circuits is presented that is based on a statistical estimation technique. By applying randomly generated input sequences t...
Farid N. Najm, Shashank Goel, Ibrahim N. Hajj
103
Voted
ATS
2009
IEEE
111views Hardware» more  ATS 2009»
15 years 10 months ago
Dynamic Compaction in SAT-Based ATPG
SAT-based automatic test pattern generation has several advantages compared to conventional structural procedures, yet often yields too large test sets. We present a dynamic compa...
Alejandro Czutro, Ilia Polian, Piet Engelke, Sudha...
ICCAD
2002
IEEE
107views Hardware» more  ICCAD 2002»
16 years 24 days ago
Characteristic faults and spectral information for logic BIST
We present a new method of built-in-self-test (BIST) for sequential circuits and system-on-a-chip (SOC) using characteristic faults and circuitspecific spectral information in th...
Xiaoding Chen, Michael S. Hsiao
143
Voted
ICCD
2006
IEEE
127views Hardware» more  ICCD 2006»
16 years 25 days ago
Power Droop Testing
Circuit activity is a function of input patterns. When circuit activity changes abruptly, it can cause sudden drop or rise in power supply voltage. This change is known as power d...
Ilia Polian, Alejandro Czutro, Sandip Kundu, Bernd...