Sciweavers

339 search results - page 4 / 68
» Noise-tolerant dynamic circuit design
Sort
View
VLSID
2003
IEEE
103views VLSI» more  VLSID 2003»
14 years 7 months ago
Minimum Dynamic Power CMOS Circuit Design by a Reduced Constraint Set Linear Program
In the previous work, the problem of nding gate delays to eliminate glitches has been solved by linear programs (LP) requiring an exponentially large number ofconstraints. By intr...
Tezaswi Raja, Vishwani D. Agrawal, Michael L. Bush...
PATMOS
2005
Springer
14 years 25 days ago
Design of Variable Input Delay Gates for Low Dynamic Power Circuits
The time taken for a CMOS logic gate output to change after one or more inputs have changed is called the output delay of the gate. A conventional multi-input CMOS gate is designed...
Tezaswi Raja, Vishwani D. Agrawal, Michael L. Bush...
ISLPED
1999
ACM
63views Hardware» more  ISLPED 1999»
13 years 11 months ago
Energy-efficient dynamic circuit design in the presence of crosstalk noise
Ganesh Balamurugan, Naresh R. Shanbhag
ASPDAC
2004
ACM
102views Hardware» more  ASPDAC 2004»
13 years 11 months ago
A dynamic element matching circuit for multi-bit delta-sigma modulators
Abstract-A 30k-gate dynamic element matching circuit for bandpass modulators with a 4-bit quantizer is designed by using 0.35-
Ryozo Katoh, Shin-ya Kobayashi, Takao Waho