Sciweavers

17409 search results - page 3470 / 3482
» Oblio: Design and Performance
Sort
View
IPPS
2002
IEEE
14 years 2 months ago
Implementing Associative Search and Responder Resolution
In a paper presented last year at WMPP’01 [Walker01], we described the initial prototype of an associative processor implemented using field-programmable logic devices (FPLDs). ...
Meiduo Wu, Robert A. Walker, Jerry L. Potter
MICRO
2002
IEEE
104views Hardware» more  MICRO 2002»
14 years 2 months ago
Reducing register ports for higher speed and lower energy
The key issues for register file design in high-performance processors are access time and energy. While previous work has focused on reducing the number of registers, we propose...
Il Park, Michael D. Powell, T. N. Vijaykumar
NOMS
2002
IEEE
133views Communications» more  NOMS 2002»
14 years 2 months ago
Highly available and efficient load cluster management system using SNMP and Web
To cope with the explosive increase in the number of requests to Internet server systems, one popular solution is a load-balancing technique that uses a dispatcher in the front-en...
Myung-Sup Kim, Mi-Jeong Choi, James W. Hong
WORDS
2002
IEEE
14 years 2 months ago
Service Differentiation of Communication-bound Processes in a Real-Time Operating System
The majority of today’s Internet-based services are generally not concerned about the level of Quality of Service (QoS) presented to their users. For many such services, however...
Domenico Cotroneo, Massimo Ficco, Mauro Gargiulo, ...
ISCA
2010
IEEE
199views Hardware» more  ISCA 2010»
14 years 2 months ago
A case for FAME: FPGA architecture model execution
Given the multicore microprocessor revolution, we argue that the architecture research community needs a dramatic increase in simulation capacity. We believe FPGA Architecture Mod...
Zhangxi Tan, Andrew Waterman, Henry Cook, Sarah Bi...
« Prev « First page 3470 / 3482 Last » Next »