Sciweavers

826 search results - page 152 / 166
» On Local Register Allocation
Sort
View
ICCAD
2001
IEEE
201views Hardware» more  ICCAD 2001»
15 years 11 months ago
An Integrated Data Path Optimization for Low Power Based on Network Flow Method
Abstract: We propose an effective algorithm for power optimization in behavioral synthesis. In previous work, it has been shown that several hardware allocation/binding problems fo...
Chun-Gi Lyuh, Taewhan Kim, Chien-Liang Liu
MICRO
2008
IEEE
138views Hardware» more  MICRO 2008»
15 years 9 months ago
Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs
As the number of transistors integrated on a chip continues to increase, a growing challenge is accurately modeling performance in the early stages of processor design. Analytical...
Xi E. Chen, Tor M. Aamodt
126
Voted
3DIM
2007
IEEE
15 years 9 months ago
3D laser measurement system for large scale architectures using multiple mobile robots
In order to construct three dimensional shape models of large scale architectures by a laser range finder, a number of range images are normally taken from various viewpoints and...
Ryo Kurazume, Yukihiro Tobata, Yumi Iwashita, Tsut...
127
Voted
DILS
2007
Springer
15 years 8 months ago
Fast Approximate Duplicate Detection for 2D-NMR Spectra
2D-Nuclear magnetic resonance (NMR) spectroscopy is a powerful analytical method to elucidate the chemical structure of molecules. In contrast to 1D-NMR spectra, 2D-NMR spectra cor...
Björn Egert, Steffen Neumann, Alexander Hinne...
CODES
2005
IEEE
15 years 8 months ago
Memory access optimizations in instruction-set simulators
Design of programmable processors and embedded applications requires instruction-set simulators for early exploration and validation of candidate architectures. Interpretive simul...
Mehrdad Reshadi, Prabhat Mishra