Sciweavers

372 search results - page 23 / 75
» On the Fault Testing for Reversible Circuits
Sort
View
DATE
2007
IEEE
84views Hardware» more  DATE 2007»
14 years 2 months ago
On test generation by input cube avoidance
Test generation procedures attempt to assign values to the inputs of a circuit so as to detect target faults. We study a complementary view whereby the goal is to identify values ...
Irith Pomeranz, Sudhakar M. Reddy
ICCAD
2002
IEEE
107views Hardware» more  ICCAD 2002»
14 years 5 months ago
Characteristic faults and spectral information for logic BIST
We present a new method of built-in-self-test (BIST) for sequential circuits and system-on-a-chip (SOC) using characteristic faults and circuitspeciļ¬c spectral information in th...
Xiaoding Chen, Michael S. Hsiao
ICCAD
1997
IEEE
125views Hardware» more  ICCAD 1997»
14 years 24 days ago
A deductive technique for diagnosis of bridging faults
A deductive technique is presented that uses voltage testing for the diagnosis of single bridging faults between two gate input or output lines and is applicable to combinational ...
Srikanth Venkataraman, W. Kent Fuchs
ITC
2003
IEEE
134views Hardware» more  ITC 2003»
14 years 1 months ago
Effectiveness Improvement of ECR Tests
Energy Consumption Ratio (ECR) test, a current-based test, has shown its ability to reduce the impact of process variations and detect hard-to-detect faults. The effectiveness of ...
Wanli Jiang, Erik Peterson, Bob Robotka
DAC
2009
ACM
14 years 9 months ago
Computing bounds for fault tolerance using formal techniques
Continuously shrinking feature sizes result in an increasing susceptibility of circuits to transient faults, e.g. due to environmental radiation. Approaches to implement fault tol...
André Sülflow, Görschwin Fey, Rol...