Sciweavers

7629 search results - page 107 / 1526
» On the Performance of a Survivability Architecture for Netwo...
Sort
View
GLVLSI
2010
IEEE
164views VLSI» more  GLVLSI 2010»
14 years 27 days ago
Performance and energy trade-offs analysis of L2 on-chip cache architectures for embedded MPSoCs
On-chip memory organization is one of the most important aspects that can influence the overall system behavior in multiprocessor systems. Following the trend set by high-perform...
Mohamed M. Sabry, Martino Ruggiero, Pablo Garcia D...
ISCA
2005
IEEE
134views Hardware» more  ISCA 2005»
14 years 1 months ago
A High Throughput String Matching Architecture for Intrusion Detection and Prevention
Network Intrusion Detection and Prevention Systems have emerged as one of the most effective ways of providing security to those connected to the network, and at the heart of alm...
Lin Tan, Timothy Sherwood
AINA
2003
IEEE
14 years 1 months ago
Design, Implementation and Performance Evaluation of IP-VPN
Network security has always been a significant issue, but a recognized priority today due to the popular of internet. The issue is not if security should be implemented on a netwo...
Jin-Cherng Lin, Ching-Tien Chang, Wei-Tao Chung
NCA
2003
IEEE
14 years 1 months ago
Kernel-based Web switches providing content-aware routing
Locally distributed Web server systems represent a costeffective solution to the performance problems due to high traffic volumes reaching popular Web sites. In this paper, we fo...
Mauro Andreolini, Michele Colajanni, Marcello Nucc...
ICANN
2007
Springer
13 years 11 months ago
Text-Independent Speaker Authentication with Spiking Neural Networks
This paper presents a novel system that performs text-independent speaker authentication using new spiking neural network (SNN) architectures. Each speaker is represented by a set ...
Simei Gomes Wysoski, Lubica Benuskova, Nikola Kasa...